Performance evaluation of Low Density Parity Check (LDPC) codes over gigabit ethernet protocol

Gad, R.S.; Gad, V.R.; Naik, G.M.; Rane, U.V.

IR Home
→
Physical & Applied Sciences
→
Electronics
→
View Item

dc.contributor.author	Gad, R.S.
dc.contributor.author	Gad, V.R.
dc.contributor.author	Naik, G.M.
dc.contributor.author	Rane, U.V.
dc.date.accessioned	2016-11-15T09:28:03Z
dc.date.available	2016-11-15T09:28:03Z
dc.date.issued	2016
dc.identifier.citation	Transactions on Networks and Communications. 4(5); 2016; 18-24.	en_US
dc.identifier.uri	http://dx.doi.org/10.14738/tnc.45.2035
dc.identifier.uri	http://irgu.unigoa.ac.in/drs/handle/unigoa/4632
dc.description.abstract	Error Correcting Low density Parity Check codes enable the communication systems to have a low-power, reliable transmission over noisy channels and can achieve data rates very close to Shannon limit when iteratively decoded. They are used in many digital communication systems such as digital video broadcasting (DVB-S2), MIMO-WLAN (802.11n), WMAN (802.16e), mobile broadband wireless access (MBW A) (802.20) and have a very good error correcting performance over a variety of channels. In this paper we present a performance platform for simulation studies of of LDPC decoding algorithms. We present the results of the simulation studies of Bit Error Rate (BER) performance for various block length like 64 and 256 bytes frame over Additive White Gaussian Noise (AWGN) channel. The comparative studies are made for Log Domain and Log Doman Simple decoding algorithms.
dc.publisher	Society for Science and Education United Kingdom	en_US
dc.subject	Electronics	en_US
dc.title	Performance evaluation of Low Density Parity Check (LDPC) codes over gigabit ethernet protocol
dc.type	Journal article	en_US